Abstract-An improved method to determine the broad-band sma ll· signal equivalent circuit of field effect tra nsistors (FETs) is proposed. This method is based on an analytic solu tion of the equations for the Y parameters of the intrinsic device and allows direct determ ination of the circuit elements at any specific frequency or averaged over a frequency range. The validity of the equivalent circuit can be verified by showing the frequency independence of each element. The method can be used for the whole range of measurement frequencies and can even be applied to devices e~h ibiting sc,·ere low-frequency e!Tects.
I NTRODUCTION F
OR THE DEVELOPMENT of analog and dig ital integrated circuits, an accurate device mode l is a valuable tool. Especially for high-speed digital applications, a large-signal model must be used that desc ribes the active device over the whole operating range from de to more than 10 GHz. The most suitable method 10 examine a FET at high frequencie s involves S-parameter measure ments. For the characterization of the broad-band behavior of a device, measure me nts have to be performed at many bias sett ings over the frequency range of interest, as the electrical properties of an FET stro ngly depend on the applied gate-and drain-to-source voltages. This huge amount o f S-parameter data of a single FET can be reduced to a set of 15 frequency-independent variables using an equivalent circuit of physically meaningful elements as shown in Fig. l . Several commcrciallv available programs exist which optimize some or a ll of these parameters. Although in general the measured S-parameter data are approximated in an acceptable manne r by these methods, the resulting element values depend on the starting values and may differ considerably from the ir physical values.
Several authors [1), [2] have shown that a so-called cold modeling, when the FET is measure d at 0 V drain-tosource voltage, can be used to reduce the unknown set of parameters to seven or eight variables, which results in better convergence and reduced computation time. But as stated in [1), there are still problems concerning the unequivocal determination of the optimum values of 1he equivalent circuit using these general optimizing programs. A new method has been proposed in [3) and extended in [4] elements analytically at frequencies below 5 GHz. We have ve rified this method and observed an excellent fit up to 5 GHz but significant errors at higher frequencies. Therefore we improved this method to determine the internal device parameters analytically without frequency limitations. We are now able to evaluate the small-signal equivalent circuit at any frequency over the range of S-parameter measurements which was limited to 26 G H z. Additionally, the procedure described here is very fast, because no iteration loops are necessary.
Jl. TH EORETICAL ANALYSIS
The small-signal equivalent circuit is shown in Fig. 1 .
The circuit is divided into the external parasi tic elements and the intrinsic device, containing seven unknown parameters. The intrinsic device is described by the following Y parameters (3] :
where (5) Separating (I) through (4) into the ir real and imaginary 0018-9480j 90j0700-0INISOI . OO © 1990 IEEE parts, the elements of the small-signal equivalent circuit can be determined analytically as follows (see the Appendix): ( 12) Equations (6) through (12) are valid for the whole frequency range and drain voltages greater than 0 V. Prior to the determination of these intrinsic device clements, the extrinsic elements have to be evaluated, valid for the whole range of frequencies and bias voltages. This is done by "cold modeling" of the equivalent circuit as described in [4] . Thus, S parameters are measured at 0 V drain-tosource voltage with strongly forward biased gate. From the imaginary parts of the corresponding Z parameters, the external inductances L , , L", and L~ are deduced. The external resistances R s• R, 1 , and R 11 are determined from the real parts and from an additional relation described in [5] , whic h was modified for HEMT's to take into account the different charge control of these devices. Then, the external pad capacitances CP" and Ci>f 1 as well as the fringing capacitance C 0 are extracted from S parameters taken under pinch-off condition and a drainto-source voltage equal to 0.
Ill. MEASUR EMENTS
Several different types of FET's have been investigated to verify our method. We examined HEMT's {/ 11 = 0.6 }.tm, ~= 50 J.tm) as well as MESFET's and inverted HEMT's U 11 = 1 J.tm, W"' = 250 J.tm). The latter showed significant low-frequency effects due to parallel conduction in the doped AJGaAs layer, as discussed later. The measurements were performed on a microwave probing system. The freque ncy range was 50 MHz to 25 G Hz for all measurements. For the " hot modeling," the S parameters were measured at many gate and drain voltages in order to deduce the bias dependence of the intrinsic elements. 
IV. RESULTS
At high gate current densities, the gate capacitance is shorted by a low junction resistance, and the imaginary parts of the Z parameters are dominated by the parasitic inductances of the device for the whole measured frequency range. Fig. 2 shows the frequency dependence of the external inductances, as determined from the imaginary parts of the Z parameters for a GaAsj AIGaAs inverted HEMT device. Very constant values arc obtained from 1 GHz up to 25 G Hz, proving the validity of the assumptions used. The deviations below 1 GHz are due to errors in the measurement of the extremely low inductances at these frequencies. The real parts of the Z parameters are frequency independent up to 25 GHz and can be used to determine the parasitic source, gate, and drain resistances using one additional relation. We apply the method described in [5] to determine the sum of R s and R" for MESFET's and other devices showing a quadratic gate voltage dependence of the drain current. In the case of a linear transfer function of the device, we modify this procedure by plotting the real part of 2 22 versus 1/0 -7J) instead of I j(l-.,;:;i), where 7J is
Far below pinch-off, the imaginary parts of the Y parameters are described by the capacitances of the device. The frequem:y dependence of the external pad capacitances and the residual gate capacitance at gate voltages below pinch-off are presented in Fig. 3 . Again it is shown that the assumptions used are valid up to 25 GHz. We have also measured inverted HEMT structures exhibiting a severe low-frequency effect during this measurement below pinch-off, as shown in Fig. 4 . The imaginary parts of the Y parameters show two distinct regions of different slopes. The behavior can be explained by the assumption of a conducting path in the doped AIGaAs layer. An equivalent circui t for such a device with the 2DEG channel pinched off is shown in Fig. 5 . Between the gate and the conducting layer, a parasitic capacitance, C", is effective as soon as the shielding 2DEG channel is depleted. This capacitance, however, is significant only at low frequencies due to the high resistivity of the AIGaAs form - ing a RC low-pass circuit. Using the equivalent circuit of Fig. 5 , we can obtain good agreement with the measured Y parameters for the whole frequency range, as shown in Fig. 4 by dashed lines. According to this model, the pad capacitances are determined by the slope of the imaginary parts of the Y parameters at high frequencies. The hot modeling method described in [4] is limited to frequencies below 5 GHz, which is a severe limitation for present and future applications of GaAs FET devices. We compared the method described in [4] with our fully analytical approach up to our measurement limit, with the results shown in Fig. 6 . The crosses indicate the measured S parameters of a heterostructure FET with pulse doped layers on both sides of the undoped channel with a gate length of 0.6 p.m. The solid line represents the results of the method described in [4] , and the circles show the results of our method. Obviously, our model yields an improved agreement with the measured data at high frequencies, and model extrapolations to higher frequencies are more reliable. The low error averages, E;i' of our improved model should be noted. Additionally, our approach can be used to verify the validity of the equivalent circuit at high frequencies. The equivalent circuit remains valid as long as its elements turn out to be constant with frequency, with the deviation from the mean value being an indication of the error of this element value. As an example, Fig. 7 shows the internal parameters g, and gd, r versus frequency (calculated by means of (9) and (12)); these are nearly constant with frequency, confirming the validity of the equivalent circuit also at high frequencies. which has not been shown yet in this manner.
As the accuracy of our parameter extraction is high and the computer time is negligible, we can calculate the small-signal equivalent circuit elements at many operating points. Thus the bias dependence of all internal elements is rapidly established, allowing nonlinear modeling at high frequencies. For example, Fig. 8 shows a three-dimensional plot of the transconductance versus drain-to-source and gate-to-source voltages of a MESFET.
Y. CONCLUSION
An improved method to determine the broad-band small-signal equivalent circuit of FETs is presented. If desired, the equivalent circuit clements can be uniquely determined at any frequency describing exactly the measured S parameters, which is not possible with conventional fitting programs. Also, any frequency interval of interest can be used for averaging the analytically determined values of the small-signal elements. The validity of the equivalent circuit can be verified by plotting the determined parameters versus frequency. This improved method can also be used for devices showing lowfrequency effects as well as for devices with applications far beyond 5 GHz. The authors would like to thank Dr. W. H. Haydl and Dr. J . Rosenzweig for their encouragement and for valuable discussions of this work and W. Benz for assistance in de measurements.
